

3823/00

A

THE COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington D.C. 20231  
Box Patent Applications

Case Docket No. FUJY 17.696  
Filed by Express Mail  
(Receipt No. EL522338187US)  
on August 22, 2000  
pursuant to 37 CFR 1.10  
by Lydia Gonzalez

S I R:

Transmitted herewith for filing is: ☒ [X] a new application  
☐ [ ] a c-i-p application of S.N. \_\_\_\_\_ filed \_\_\_\_\_

Inventor(s): Hiroshi TOMONAGA; Naoki MATUOKA; Kenichi KAWARAI; Tsuguo KATO;

For **PACKET SWITCH**

Enclosed are:

- ☒ [X] 50 sheets of drawings.(Figs. 1-51)  
☒ [X] Specification, including claims and abstract ( 68 pages)  
☒ [X] Declaration  
☒ [X] An assignment of the Invention to FUJITSU LIMITED  
☒ [X] A certified copy of Japanese Application No(s). 11-235596  
☒ [X] An associate power of attorney  
☐ [ ] A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27  
☒ [X] Post card  
☒ [X] Recording fee (as indicated below)  
☒ [X] Information Disclosure Statement, PTO-1449, copies of 2 references  
☒ [X] Other Preliminary Amendment  
☐ [ ] Other \_\_\_\_\_

	Col. 1	Col. 2
FOR:	NO. FILED	NO. EXTRA
BASIC FEE		
TOTAL CLAIMS	22-20 =	2
INDEP CLAIMS	7-3 =	4
<input type="checkbox"/> [ ] MULTIPLE DEPENDENT CLAIMS PRESENTED		

\*If the difference in Col. 1 is less than zero, enter "0" in Col. 2

SMALL ENTITY	
RATE	FEE
	\$345
x 9 =	\$
x 39 =	\$
x 130 =	\$
TOTAL	\$

OTHER THAN A SMALL ENTITY	
RATE	FEE
	\$690
x 18 =	\$ 36
x 78 =	\$312
x 260 =	\$
TOTAL	\$1038

☐ [ ] Please charge our Deposit Account No. 08-1634 the amount of \_\_\_\_\_ to cover the filing fee and recording fee (if any)

☒ [X] A check in the amount of \$1078.00 to cover the filing fee and the recording fee (if any) is enclosed.

☒ [X] The Commissioner is hereby authorized to charge payment of any fee associated with this communication or credit overpayment to Deposit Account No. 08-1634. A duplicate copy of this sheet is enclosed.

Helfgott & Karas, P.C.  
60<sup>th</sup> Floor  
Empire State Building  
New York, New York 10118-6098  
(212)643-5000

Respectfully Submitted

- ☐ [ ] Aaron B. Karas, Reg. No. 18,923  
☒ [X] Samson Helfgott, Reg. No. 23,072  
☐ [ ] Leonard Cooper, Reg. No. 27, 625  
☐ [ ] Linda S. Chan, Reg. No. 42,400  
☐ [ ] Jacqueline M. Steady, Reg. No. 44,354  
☐ [ ] Harris A. Wolin, Reg. No. 39,432

Date: 8/22/00

Any fee due with this paper, not fully covered by an enclosed check, may be charged on Deposit Acct No. 08-1634

10691 U.S. PTO  
09/643566  
08/22/00

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of : Hiroshi TOMONAGA et al.

Filed : Concurrently herewith

For : PACKET SWITCH

Serial No. : Concurrently herewith

August 22, 2000

Hon. Commissioner of Patents  
and Trademarks  
Washington, D.C. 20231

PRELIMINARY AMENDMENT

S I R:

Prior to examination please amend the application as follows:

**IN THE CLAIMS:**

Please amend the following claims:

Claim 4, line 1, change "according to claim 1 or 2"  
to --claim 1--.

Claim 5, line 1, change "according to claim 1 or 2"  
to --claim 1--.

Claim 6, line 1, change "according to claim 1 or 2"  
to --claim 3--.

Claim 7, line 1, change "according to claim 1 or 2"  
to --claim 1--.

Claim 8, line 1, change "according to claim 1 or 2"  
to --claim 1--.

Claim 9, line 1, change "according to claim 1 or 2"  
to --claim 1--.

Claim 10, line 1, change "according to claim 1 or 2"

to --claim 1--.

Claim 15, line 1, change "according to claim 11, 12,  
13 or 14" to --claim 11--.

Claim 16, line 1, change "according to claim 11, 12,  
13, 14, or 15" to --claim 11--.

Claim 17, line 1, change "according to claim 11, 12,  
13, 14, or 15, to --claim 11--.

**REMARKS**

This amendment is being submitted to avoid improper  
multiple dependent claims.

Favorable consideration is respectfully solicited.

Respectfully submitted,

Samson Helfgott  
Reg. No. 23,072

HELFGOTT & KARAS  
EMPIRE STATE BUILDING - 60th Floor  
NEW YORK, NEW YORK 10118-6098  
(212) 643-5000  
DOCKET NO.: FUJY16.696  
Lhh:preliminary

Filed Via Express Mail

Rec. No.: EL522338187US

On August 22, 2000

By

Any fee due as a result of this  
paper, not covered by an enclosed  
check may be charged on Deposit  
Acct. No. 08-1634.

Filed by Express Mail  
(Receipt No. EL 9288111111)  
on 8/22/00  
pursuant to 37 C.F.R. 1.10.  
by John Doe

## PACKET SWITCH

### BACKGROUND OF THE INVENTION

The present invention relates to a packet switch applied  
5 to a cross-connect switch, a router, etc. and serving to forward  
(including transmitting and transferring as far as it is not  
particularly specified) fixed-length packets (cells), and more  
particularly to an input buffer type and input/output buffer  
type switch as one mode of a large-scale packet switch  
10 architecture.

With an explosive spread of the Internet and an advent  
of media dealing with large-capacity high-quality data over the  
recent years, more expectations have been given to a construction  
of an infra-structure for a large-scale communications network  
capable of flexibly dealing with the large-capacity data. Then,  
15 much attention is focused on a broadband switch having a switching  
capacity on the order of several hundreds of Giga-bytes to several  
Tera-bytes as a key for actualizing the network on that scale.

Of the packet switches, applied to those switches, for  
20 forwarding the fixed-length packets, the basic input buffer type  
switch (see FIG. 1) including a single FIFO type input buffer  
memory provided for every incoming route (input line (highway):  
HW), has a problem of HOL (Head Of Line) blocking, and it is  
known that a throughput is limited to 58.6 % at the maximum.  
25 What is known as a method of avoiding this HOL blocking is to  
logically segmenting each input buffer memory of the input buffer  
unit into queues corresponding to the outgoing routes (output

lines), and execute scheduling of a forwarding right in accordance with a predetermined algorithm (see FIG. 2).

Based on this method, an operation speed of the input buffer unit is decreased, and a large-capacity buffer unit using a general-purpose memory can be constructed. Further, a core switch serving as a common switch unit is bufferless and is therefore capable of minimizing the hardware, while a scheduler is capable of reducing the operation speed with a dispersion pipeline architecture (see FIG. 3).

Herein, the input buffer memory is shared between the logic outgoing queues, and hence it is required that an address used per queue be managed. If the input buffer memory comes to a large capacity, however, an address management memory (FIFO) also increases in capacity (see FIG. 4). An address link mode using pointers is, it has hitherto been known, used for reducing the capacity of the address management memory (see FIG. 5).

The general-purpose memory for configuring the input buffer unit may be classified into an SRAM that is comparatively small in capacity but is random-accessible at a high speed, and a DRAM that is large in capacity but requires a burst access in order to access at a high speed. In the case of increasing a capacity of a packet (cell) buffer memory by use of DRAM, a contrivance is that the burst access can be attained within a range of a packet length (see FIG. 6).

Further, a common device takes a dual architecture as a redundant architecture, wherein a cross-connection is provided for every block, and switching is effected through a selector.

A reliability of the device is thereby enhanced (see FIG. 7). In the input buffer unit, a reading process is executed at the same speed with all package cards.

Further, as the services have been diversified, the  
5 interfaces corresponding to a wide range of speeds from a high speed down to a low speed have been provided. It is desired that the interfaces corresponding to the different line speeds be accommodated in mixture at a high efficiency in the common router and in the cross-connect switch.

10 According to conventional methods of accommodating those interfaces in mixture, the interfaces are accommodated in mixture in a way of multiplexing a plurality of low-speed lines and increasing port speeds of the router and of the cross-connect switch, or in a way of changing the speed with the buffer memory  
15 provided in the line interface. The former method, however, needs a packet multiplexer (MUX) for performing high-speed multiplexing in a temporary manner even when accommodating a comparatively small number of line interfaces. Further, according to the latter method, the low-speed interface available  
20 at a relatively low price requires a high-speed buffer memory.

The memory address management needs the address management memories corresponding to the buffer memory capacity even when using the address link mode. By contrast, there is a method of utilizing a part of buffer memory area as an address management  
25 memory. According to this method, however, the number of accesses to the packet buffer memory increases, which might become a bottle neck to high-speed accessing (see FIG. 8).

Moreover, in the case of actualizing a multicast function, the same packet buffer memory is used in a plurality of logic outgoing route queues, and therefore the address link is unable to be configured, with the result that the address link mode can not be applied (see FIG. 9).

The packet buffer memories are, if having a scheme to use the memories at a speed as high as possible, required to be set in parallel. A parallelism for processing the packets is, however, restricted by a packet length. For instance, it is 53 bytes in ATM (Asynchronous Transfer Mode). In that case, if processed in all-bit parallel, it follows that all pieces of data are read by one single access. Thus, when increasing the parallelism, the burst access in the case of using the DRAM can not be applied, and this makes the high-speed access impossible (see FIG. 10).

The dual architecture is taken as the redundant architecture of the input buffer unit, and hence both of a hardware quantity and the number of inter-block connections are doubled, resulting in an increase in costs. Herein, it might be considered that an  $N + 1$  redundant architecture is adopted for decreasing the costs, however, the common switches (core switches) disposed at the rear stage of the input buffer unit may be conceived as one cluster on the whole. It is therefore difficult to apply this redundant architecture.

Further, when the schedulers are disposed in dispersion in the respective input buffer units, transmission routes for the scheduling data are connected in ring, and hence, if one

piece of package card is removed from between the input buffer units, the data transmission is inevitably cut (see FIG. 11).

#### SUMMARY OF THE INVENTION

5 Accordingly, it is a first object of the present invention to provide a packet switch capable of reducing a memory capacity by managing a memory address on a block basis and giving an intra-block individual address per queue when in writing or reading.

10 It is a second object of the present invention to provide a packet switch capable of eliminating a necessity for disposing a packet multiplexer (MUX) needed in the case of accommodating a small number of lines and a high-speed buffer memory in a low-speed interface, and of accommodating in mixture all line  
15 interfaces corresponding to a high speed down to a low speed

It is a third object of the present invention to provide a packet switch capable of configuring a large-capacity packet (cell) buffer memory in a way of actualizing a high-speed access.

20 It is a fourth object of the present invention to provide a packet switch capable of reducing a required buffer memory capacity in a packet multi/demultiplexer (DMUX) on an output side.

To accomplish the above objects, according to a first aspect of the present invention, a packet switch comprises an  
25 input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second



pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit, and an address management unit for segmenting an address of said packet buffer memory unit into fixed-length blocks for a plurality of packets, and managing the address on a block basis.

In this construction, the address management unit may manage the addresses by flags indicating which sequence number in the block and which address related to this indicated sequence number the multicast is completed with.

According to a second aspect of the present invention, a packet switch comprises an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of

transmission request data from the output line indicated by the second pointer selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for switching the fixed-length packets outputted from the packet buffer memory unit, and an address management unit for temporarily writing the packets to a multicast-oriented memory for multicasting to a plurality of output lines, reading the packets corresponding to the number of multicasts, with a scheme to distribute the packets to a desired FIFO memory, retaining the number of multicasts and addresses thereof according to the addresses after being distributed in order to logically actualize the distribution of not the packets but by use of only the addresses, and thus making an address management of the packet buffer memory unit.

In each of these packet switches, the packet buffer memory unit may have a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage. Only the rear-stage memory is normally used. When the rear-stage memory is full of packet data, the packet data may be temporarily stored in the front-stage memory, and the packet data may be transferred back to the rear-stage memory when a free area comes out.

Further, the packet buffer memory unit may have a queue memory using a small-capacity high-speed random accessible

memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage. A writing operation to the rear-stage memory may be effected in parallel from the front-stage memory, and a reading operation from the rear-stage memory may be effected by selecting only a queue memory with no conflict.

The packet buffer memory unit may also have a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and disposed at a rear stage. A writing operation to the rear-stage memory may be effected batchwise just when a plurality of packets are accumulated in the front-stage memory, and the plurality of packets may be read batchwise from the rear-stage memory.

Moreover, the packet buffer memory may execute time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an established manner, and may include memories disposed in parallel corresponding to every input line before being multiplexed, and the writing and reading to and from the respective memories may be executed in parallel.

The common switch unit may be based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and switching to the redundant slice switch can be thereby done every time the slice switch receives maintenance and comes to a fault.

Further, the packet buffer memory unit may be set dual on the input side and the output side of the common switch unit. Packet data may be distributed to the packet buffer memory unit disposed on the output side along a route preset in the common switch unit, and the switching can be thereby done when in maintenance and in fault.

Schedulers each including the control modules of the first and second pointers, the request management control module and the scheduling processing module, may be disposed in dispersion.

10 A switch unit for selecting scheduling data between adjacent input buffer units among the input buffer units including the input buffer memory units, may be further provided, and the switching can be thereby done when in maintenance and in fault.

According to a third aspect of the present invention, a packet switch comprises an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for

switching the fixed-length packets outputted from the packet buffer memory unit, and an address management unit for performing an address management of the packet buffer memory unit. The packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage. Only the rear-stage memory is normally used. When the rear-stage memory is full of packet data, the packet data are temporarily stored in the front-stage memory, and the packet data are transferred back to the rear-stage memory when a free area comes out.

According to a fourth aspect of the present invention, a packet switch comprises an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for switching the fixed-length packets outputted from the packet buffer memory unit, and an address management unit for performing

an address management of the packet buffer memory unit. The packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory  
5 disposed in parallel at a rear stage. A writing operation to the rear-stage memory is effected in parallel from the front-stage memory, and a reading operation from the rear-stage memory is effected by selecting only a queue memory with no conflict.

10 According to a fifth aspect of the present invention, a packet switch comprises an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling  
15 start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the  
20 second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for switching the fixed-length packets outputted from the packet  
25 buffer memory unit, and an address management unit for performing an address management of the packet buffer memory unit. The packet buffer memory unit has a queue memory using a

small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and disposed at a rear stage. A writing operation to the rear-stage memory is effected batchwise just when a plurality of packets are accumulated in the front-stage memory, and the plurality of packets are read batchwise from the rear-stage memory.

According to a sixth aspect of the present invention, a packet switch comprises an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a common switch unit for switching the fixed-length packets outputted from the packet buffer memory unit, and an address management unit for performing an address management of the packet buffer memory unit. The packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an established manner, and includes memories

disposed in parallel corresponding to every input line before being multiplexed, and the writing and reading to and from the respective memories are executed in parallel.

In each of the construction of the packet switches, the common switch unit may be based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and switching to the redundant slice switch can be thereby done every time the slice switch receives maintenance and comes to a fault.

Furthermore, the packet buffer memory unit may be set dual on the input side and the output side of the common switch unit. Packet data may be distributed to the packet buffer memory unit disposed on the output side along a route preset in the common switch unit, and the switching can be thereby done when in maintenance and in fault.

Moreover, schedulers each including the control modules of the first and second pointers, the request management control module and the scheduling processing module, may be disposed in dispersion. A switch unit for selecting scheduling data between adjacent input buffer units among the input buffer units including the input buffer memory units, may be further provided and the switching can be thereby done when in maintenance and in fault.

According to a seventh aspect of the present invention, a packet switch comprises a scheduling processing module for executing a scheduling process at a certain fixed speed, a first timer processing module for measuring a packet slot time obtained



from a scheduling speed for an input line speed, and a second timer processing module for measuring a packet slot time obtained from a scheduling speed for an output line speed. When the scheduling process for a certain input line is executed, the first timer processing module starts the measurement. The scheduling process for that input line is stopped during a period for which the first timer processing module thereafter measures a predetermined time, and the scheduling corresponding to the input line speed is thus actualized.

10 In this construction, when an establishment for a certain output line is made, the second timer processing module may start the measurement. The establishment for the same output line may be stopped during a period for which the second timer processing module thereafter measures a predetermined time, and a traffic flow to the same output line may be restrained to an output line speed or lower.

15 Further, the start of the measurement of each of the first and second timer processing modules may be triggered neither by scheduling nor by the establishment but by a fixed time interval.

20 Moreover, when the scheduling process is executed in a way of pipeline processing, the scheduling for a relevant input line at pipeline processing N-stages anterior and posterior on the basis of a ratio of a scheduling speed to an input line speed, may be stopped, and the scheduling corresponding to the input line speed is thereby actualized.

The second timer processing module, when executing the

scheduling process in a way of pipeline processing, may execute the control independently for every pipeline process on the basis of a pipeline number and an output line number, and the scheduling corresponding to the respective output line speed on the average  
5 may be actualized by keeping a predetermined interval in each pipeline process.

According to the present invention, the memory address is managed on the block basis, and the memory capacity can be reduced by giving the intra-block individual address per queue  
10 when in writing or reading.

According to the present invention, it is unnecessary to dispose the packet multiplexer (MUX) which has hitherto been required when accommodating the small number of lines and the high-speed buffer memory in the low-speed interface.

Further, according to the present invention, the packet  
15 (cell) buffer memory can be constructed in a way of actualizing the high-speed access.

Moreover, according to the present invention, the required buffer memory capacity in the packet multi/demultiplexer (DMUX)  
20 on the output side can be decreased.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These objects and advantages of this invention will become more apparent and more readily appreciated from the following  
25 detailed description of the presently preferred exemplary embodiments, taken in conjunction with the accompanying drawings of which:

FIG. 1 is an explanatory block diagram showing an input buffer unit of a packet switch;

FIG. 2 is an explanatory block diagram showing the input buffer unit of the packet switch;

5 FIG. 3 is an explanatory block diagram showing the input buffer unit of the packet switch;

FIG. 4 is an explanatory block diagram showing the input buffer unit of the packet switch;

FIG. 5 is an explanatory diagram showing an address management FIFO of the packet switch;

FIG. 6 is an explanatory diagram showing a burst access relative to a DRAM of the packet switch;

FIG. 7 is an explanatory block diagram showing a dual architecture of an input buffer unit and a switch unit of the packet switch;

FIG. 8 is an explanatory block diagram showing how a packet buffer memory of the packet switch and an address link are shared;

FIG. 9 is an explanatory diagram showing the address management FIFO when multicasting by the packet switch;

20 FIG. 10 is an explanatory diagram showing a parallel access relative to the DRAM of the packet switch;

FIG. 11 is an explanatory diagram showing how a loop of scheduling data of packet switch is cut;

FIG. 12 is an explanatory diagram showing an address block managing method in the packet switch;

FIG. 13 is an explanatory diagram showing the multicast in the address link;

FIG. 14 is an explanatory diagram showing the multicast in the block managing method;

FIG. 15 is a block diagram showing an example of an architecture of a cell buffer memory;

5        FIG. 16 is a block diagram showing an example of the architecture of the cell buffer memory;

FIG. 17 is a block diagram showing an example of the architecture of the cell buffer memory;

10       FIG. 18 is a block diagram showing an example of the architecture of the cell buffer memory;

FIG. 19 is a block diagram showing an example of a redundant architecture of a core switch;

FIG. 20 is a block diagram showing an example of a redundant architecture of a cell buffer memory;

15       FIG. 21 is a block diagram showing an example of a switching architecture of the scheduling data;

FIG. 22 is a block diagram showing a detailed configuration of a bypass switch;

20       FIG. 23 is a block diagram showing an example of an operation of the bypass switch;

FIG. 24 is a block diagram showing an architecture of a first scheduler;

FIG. 25 is an explanatory diagram showing a writing operation;

25       FIG. 26 is an explanatory diagram showing a uni-cast writing operation;

FIG. 27 is an explanatory diagram showing a multicast

writing operation;

FIG. 28 is an explanatory diagram showing the multicasting;

FIG. 29 is an explanatory diagram showing the multicasting;

FIG. 30 is an explanatory diagram showing a multicast

5 distribution;

FIG. 31 is an explanatory diagram showing the multicast distribution;

FIG. 32 is an explanatory diagram showing the multicast distribution;

10 FIG. 33 is an explanatory diagram showing a reading operation;

FIG. 34 is an explanatory diagram showing the reading operation;

15 FIG. 35 is an explanatory diagram showing the reading operation;

FIG. 36 is an explanatory diagram showing the reading operation;

FIG. 37 is an explanatory diagram showing the reading operation;

20 FIG. 38 is a block diagram showing an architecture of a second scheduler;

FIG. 39 is an explanatory diagram showing a problem in terms of a processing capability of the input buffer unit;

25 FIG. 40 is an explanatory diagram showing a scheduling process corresponding to an input line speed;

FIG. 41 is an explanatory diagram showing the scheduling process corresponding to the input line speed;

FIG. 42 is an explanatory diagram showing a problem in terms of an output traffic;

FIG. 43 is an explanatory diagram showing a scheduling process corresponding to an output line speed;

5        FIG. 44 is an explanatory diagram showing the scheduling process corresponding to the output line speed;

FIG. 45 is a block diagram showing an architecture of a third scheduler;

10       FIG. 46 is an explanatory diagram showing the scheduling process corresponding to the input line speed;

FIG. 47 is an explanatory diagram showing the scheduling process corresponding to the input line speed;

FIG. 48 is an explanatory diagram showing the scheduling process corresponding to the output line speed;

15       FIG. 49 is an explanatory diagram showing the scheduling process corresponding to the output line speed;

FIG. 50 is an explanatory diagram showing the scheduling process corresponding to the output line speed in a forth scheduler; and

20       FIG. 51 is a block diagram showing an example of an architecture of an I/O buffer type switch.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Next, embodiments of the present invention will  
25 hereinafter be described with reference to the accompanying drawings.

[Address Management Architecture of Packet Switch]

In a packet switch in one embodiment of the present invention, memory addresses are managed on a block basis, and the individual address in the block is given per queue when in a writing or reading process, thereby reducing a memory capacity.

5        FIG. 12 shows a method of managing the addresses on the block basis. Block numbers are managed respectively by a free address block management memory (which may simply be referred to as a free address FIFO) 121 and a logic outgoing route address management (read-out address block management) memory (which may simply be referred to as a read-out address FIFO) 122, which constitute an address management memory 12. Further, sequence number (SN) management pointers PNT for pointing intra-block addresses, are prepared respectively for writing and for reading, corresponding to the lock outgoing route.

15        When in the writing process, a write address is issued based on a write sequence number (SN) and a write block address of a relevant logic outgoing route queue, and the write SN is incremented. When in the reading process, a read address is issued based on read-out sequence number (SN) and a read-out  
20        block address of a relevant logic outgoing route queue, and the read-out SN is incremented.

      When in the reading or writing process, if the read-out or write SN makes one round, a next block address is acquired. With this operation, supposing that one block contains, e.g.,  
25        10 packets, a capacity of the address management memory 12 can be reduced down to 1/10. Herein, the read-out SN/write SN and the read-out block address/write block address may be prepared

corresponding to the number of outgoing routes, and an increase quantity of the memory is small. Besides, when taking an address link mode, it is required that start pointers and end pointers be originally prepared corresponding to the outgoing routes.

- 5 The number of the start/end pointers is the same as the memory capacity for the sequence numbers SN and the block addresses, and therefore an increase in the memory capacity does not occur.

A multicast (MC) actualizing method in the address link mode will be described referring to FIG. 13. The multicast can be actualized by temporarily storing a multicast queue with multicast packets, and distributing the MC packets to the logic outgoing route queues of the respective outgoing routes. Herein, the packets themselves are not distributed in order to restrain an access speed of a buffer memory (a cell buffer memory 131), and only the addresses are distributed to the respective logic outgoing route address FIFOs 132. The logic outgoing route FIFO 132 is configured based on the address link, and hence the logic outgoing route FIFOs different from each other are incapable of using the same address.

- 20 Such being the case, when in the distributing process, the address is newly obtained from a free address FIFO 133, and there is prepared a buffer address table 134 for showing a correspondence of that address to the address here the packet is actually stored. When in the distributing process, this table 134 is set. In the reading process, the packet is read from the address shown in the buffer address table 134, thereby making it possible to actualize the multicast.
- 25



Herein, so far as there is not finished a process in which the same buffer address in the buffer address table 134 is read out in multicast to all the specified outgoing routes, there read-out address can not be returned to the free address FIFO 133. Then, a number-of-multicasts management table (bitmap) 135 for managing the number of read-outs is prepared corresponding to the buffer address, and just when the read-out to all the routes is finished, the read-out address is returned. This method is the same with a case where the address link is to applied.

Next, a multicast method in the case of managing the addresses on the block basis, will be explained with reference to FIG. 14. This method is fundamentally the same as the multicast method demonstrated in FIG. 13, however, the addresses are managed on the block basis, and hence the addresses when distributed are obtained from the write block address and the write sequence number SN. Further, the block address can not be returned to the free address FIFO 133 unless the addresses contained in the same block are all multicast. Then, there is prepared a number-of-multicasts management table 136 for managing whether or not the read-out of each SN per block address is finished, and, just when finishing the read-out of all the sequence numbers SN, the block address is returned. The multicast based on the block address management can be actualized.

[Architecture of Packet (Cell) Buffer Memory]

FIG. 15 shows an example where a DRAM having a large capacity

is used as a back-up in order to construct a packet (cell) buffer memory. A cell buffer memory 15 involves the use of an input buffer memory 151 normally composed of a small-capacity SRAM, and executes buffering of the cells (packets) forwarded from an input highway IHW. If the SRAM is full of the cell data, an input buffer memory 152 composed of a DRAM is temporarily stored with the cell data from the input highway IHW by a burst access. Just when the SRAM comes to have a free area for a length of burst, the operation is transferred from the DRAM to the SRAM.

10 The large-capacity cell buffer memory 15 can be thereby constructed while actualizing the high-speed accessing.

Further, FIG. 16 shows an example of using the input buffer memory constructed of the SRAM for buffering the cells coming from the input highway IHW in order to construct the cell buffer memory. The cells from the input highway IHW are stored per logic outgoing route queue in a buffering-oriented input buffer memory 161 composed of the SRAM. Just when stored with the cells for the number of bursts per queue, the cell data are transferred to the input buffer memory 162 constructed of the large-capacity DRAM. The cell data corresponding to the number of bursts (the plurality of packets (cells)) are read batchwise from the DRAM. With this operation, the large-capacity cell buffer memory 16 can be constructed in a way of actualizing the high-speed accessing.

25 Herein, in a case of exhibiting a low load, there may be a possibility where it takes a considerable period of time till the cell data corresponding to the number of bursts are

accumulated in the anterior SRAM. Measures for obviating this may be a method of providing a timer and writing the cell data to the posterior DRAM before being accumulated if over a predetermined period of time, and a method of setting the anterior  
5 SRAM as a scheduling target and reading the cell data accumulated at that point of time.

FIG. 17 shows an example where a plurality of DRAMs are disposed in parallel in order to configure the cell buffer memory. The DRAMs to be used are allocated corresponding to the logic  
10 outgoing routes. In the case of the outgoing routes corresponding to totally, e.g., 128 lines, the outgoing route corresponding to the lines 0 - 31 is allocated to a logic outgoing route queue RAM0, the outgoing route corresponding to the lines  
15 outgoing route corresponding to the lines 32 - 63 is allocated to a logic outgoing route queue RAM0, the outgoing route corresponding to the lines 64 - 95 is allocated to a logic outgoing route queue RAM2, and the outgoing route corresponding to the lines 96 - 127 is allocated to a logic outgoing route queue RAM3.

20 The SRAMs constituting a buffering-oriented input buffer memory 171 are prepared in parallel in the same allocation mode anterior to the DRAMs constituting an input buffer memory 172. The cells inputted are written to the SRAM corresponding to the logic outgoing route and are transferred one by one to the DRAMs  
25 disposed in parallel. The reading from the DRAM is allocated so as not cause conflicts between the divided RAMs when scheduling. Namely, once a certain line is selected, a line on which the

same RAMs as those of this selected line is not set as a target three times thereafter. With this contrivance, the large-capacity cell buffer memory 17 can be configured in a way of actualizing the high-speed accessing.

5           FIG. 18 shows an example where the cells are time-division-multiplexed in established positions on an output highway OHW. This architecture is similar to the architecture shown in FIG. 17, however, it never happens that the cells corresponding to the DRAMs 182 disposed in parallel consecutively arrive because of being separated in the established manner. Hence, the SRAMs disposed at the previous stage become unnecessary. Instead, the cells are outputted to arbitrary outgoing routes from the respective DRAMs 182 disposed in parallel, thereby necessitating divisions of the individual  
10           DRAMs 182 with respect to the logic outgoing route queues. The large-capacity cell buffer memory 18 can be thereby constructed in a way of actualizing the high-speed accessing.

[Redundant Architecture]

15           FIG. 19 shows an example of a redundant architecture of core switches of a switch unit. In a case where core switches 1911 of a switch unit 191 are configured based on an N+1 bit-slice architecture, it follows that a plurality ( $N = 16$ ) of the same slice switches 1911 are disposed in parallel. One or a plurality of extra slice switches 1911 are prepared, whereby the switching  
20           can be done. The switching can be attained by providing a selector 1921 for selecting which slice switch 1912 among N-pieces of the slice switches in an active mode is a redundant  
25

(standby) switch to which the data of arbitrary bits in an input buffer unit 192, and selectors 1922, 1923 for selecting the data coming from the redundant slice switch 1912 among pieces of data of the respective bits on the receiving side in the input buffer unit 192.

Further, if each of the selectors is so constructed as to be capable of switching to an arbitrary slice switch from arbitrary bits, it is also feasible to make the switching without being aware of which slice switch is the redundant slice switch.

FIG. 20 shows a redundant architecture of a packet (cell) buffer memory 202 of the input buffer unit. There might be a case of attempting duplexes of transmitting and receiving lines in terms of a face-to-face dual system, however, the cores switches of the switch unit 201 take the N+1 redundant architecture, and hence cross-connections are unable to be provided. Such being the case, the core switch is given a copy function, and the switch unit 201 admits only the input cells from the active (ACT) system, thereby attaining the dual system. The copy method of the switch unit 201 may be categorized into a method of giving a copy control bit to the cell, and a method of setting the copy function in the switch unit itself.

FIG. 21 shows a configuration for switching the scheduling data. A bypass switch (a scheduling data switching unit) 212 is provided corresponding to a packet buffer memory 211 so that the scheduling data can be transferred and received even when removing the packaged packet buffer memory 211 of the input buffer unit. Then, when bypassing, it is possible to make switching

without stopping the operation midways by adding a control delay in the packet (cell) buffer memory 211.

FIG. 22 shows an example of a detailed configuration of the bypass switch 212 illustrated in FIG. 21. Referring to FIG. 22, scheduling signals from two systems, i.e., from the adjacent bypass switch and from the input buffer unit, are inputted to the bypass switch 212. Synchronous signal extraction units 2120, 2121 extract synchronous signals of the scheduling signals, and each of phase-difference detecting units 2122, 2123 detect a phase difference between a reference frame signal given from an unillustrated control unit and the extracted signal. Each of read-out control units 2126, 2127 of phase adjusting buffers 2124, 2125 is notified of a result of the detection, and absorbs the phase difference.

Further, a selector 2129 switches the output scheduling signal with a switching signal given from the control unit which has synchronized with the reference frame signal in a timing adjusting unit 2128. The synchronous signals of the scheduling signals may be exemplified by parallel run of the frame signals, periodic synchronous patterns (e.g., a fixed pattern and CRC), and so on. Write control units 2130, 2131 control writing of the scheduling signals to the phase adjusting buffers 2124, 2125.

FIG. 23 shows an example of operation of the bypass switch 212.

(a) In an initial state, a loop is formed through the selector 2129 in accordance with the reference frame signal.

(b) When a new package constituting the input buffer unit

is incorporated, to start with, the synchronism is established by a frame detection of the scheduling signal in the input buffer unit.

(c) Next, in the bypass switch 212, the synchronism is established by a frame detection of the scheduling signal on the side of the input buffer unit.

(d) After establishing the synchronism, the scheduling signal in the extended input buffer unit is transmitted by switching the selector 2129 of the bypass switch 212.

(e) When further extending a new package constituting the input buffer unit, the same procedures are taken.

(f) The package is replaced after switching the selector 2129 of the bypass switch 212.

[Architecture and Operation of First Scheduler]

FIG. 24 shows an architecture of a scheduler of the input buffer unit in the packet switch in one embodiment of the present invention. Referring to FIG. 24, a request management module 221 manages the number of transmission requests which the input buffer memory notifies of. A first timer processing module (1) 222 measures a scheduling cycle with respect to a self input highway IHW. A second timer processing module (2) 223 is provided corresponding to each of the logic outgoing routes, and measures a scheduling allocation cycle with respect to the output highway thereof. A scheduling processing module 224 executes a scheduling process when judged to be possible of scheduling in the timer processing module (1) 222, and establishes an outgoing route in accordance with a scheduling algorithm among the

outgoing routes each given an indication of being allocable in the timer processing module (2) 223 as well as among the output lines of which the transmission requests have been received by the request management module 221. The respective schedulers 5 22 are provided corresponding to the input lines (incoming routes) IHW.

In this architecture, when the scheduling process is executed for a certain input line, the timer processing module (1) 222 starts measuring a predetermined period of time 10 (scheduling speed/input line speed). Then, till the predetermined time elapses, the timer processing module (1) 222 gives an impossible-of-scheduling stop indication to the scheduling processing module 224 so as not to perform scheduling at a speed equal to or higher than the input line speed. 15 Accordingly, the input line speed may be a trigger with which the scheduler 22 notifies the input buffer memory of the transmission request, and, as a result, the high-speed input buffer memory becomes unnecessary for the low-speed line interface (Operational Example 1).

Moreover, in the course of the scheduling process for a 20 certain input line, if a certain output line (outgoing route) OHW is established, the timer processing module (2) 223 starts measuring a predetermined period of time (scheduling speed/output line speed). Then, till the predetermined time 25 elapses, the timer processing module (2) 223 gives an impossible-of-scheduling stop indication with respect to that output line to the scheduling processing module 224 so as not



to perform scheduling at a speed equal to or higher than the output line speed. Accordingly, a cycle at which the scheduler 22 gives the input buffer memory an indication that the packets should be transmitted to that output line, is also equal to or lower than the output line speed. As a result, it is feasible to restrict a data inflow to the output line at a traffic over the line speed, thereby making the large-capacity input buffer memory unnecessary (Operational Example 2).

If the scheduling cycle is not completed within one length of unit time and a pipeline process is executed taking several lengths of unit time, and when the scheduling process for a certain input line on which a certain pipeline processing state exists is executed for carrying out the operation explained in the operational example 1, the schedulers provided at N (scheduling speed/input line speed)-stages anterior and posterior to that pipeline processing stage are given the impossible-of-scheduling with respect to that input line. As a consequence, it is possible to restrain the schedulers from giving reading indications to the input buffer memory at a speed equal to or higher than the input line speed (Operational Example 3).

Further, if the scheduling cycle is not completed within one length of unit time and the pipeline process is executed taking several lengths of unit time, and when a certain output line is established in the scheduling process for a certain input line on which a certain pipeline processing stage exists in order to perform the operation explained in the operational example

2, the scheduler 22 at that pipeline stage is given an impossible-of-allocating indication with respect to that output line during N (scheduling speed/output line speed) pipeline cycles. As a result, the data do not flow to the output line at a traffic over the line speed, thereby making the large-capacity input buffer memory unnecessary (Operational Example 4).

Triggering for the measurement of the timer processing modules (1) 222 and (2) 223 is effected cyclically, which is a scheme for relieving loads of these timer modules. Consequently, as compared with the operational examples 2 and 4 given above, though a burst characteristic of the output traffic flow tends to increase, there is no necessity for notifying other schedulers which output line is unable to be established because of relieving the loads of the timer processing modules and of the scheduling being cyclically done or of the occurrence of the impossible-of-allocating indication. It is therefore feasible to reduce a quantity of the data transferred and received between the schedulers (Operational Example 5).

#### [Operations of Packet Switch]

Operations of the packet switch in one embodiment of the present invention will be described referring to FIGS. 25 through 37 in sequence. FIG. 25 shows a procedure of a writing operation. FIGS. 26 and 27 show examples of the writing operation. FIG. 28 shows a procedure of multicasting. FIGS. 29 through 32 show examples of the multicasting. FIG. 33 shows a procedure of a reading operation. FIGS. 34 through 37 show examples of the

reading operation.

(Pointer Basic Process)

To begin with, an adding operation to the address FIFO and the reading operation from the address FIFO will be explained.

5 (1) Adding Operation to Address FIFO:

When the address FIFO is free, an address to be added is set to a start (START) pointer S-PNT and to an end (END) pointer E-PNT, respectively. While on the other hand, when the address FIFO has no free area, an address to be added to the address link pointed by the END pointer, is set. Further, an address to be added to the END pointer is set.

(2) Reading Operation from Address FIFO:

10 An address pointed by the START pointer is acquired. A NEXT address is acquired from the address link pointed by the START pointer. Further, the NEXT address is set in the START pointer.

15 Whether the address FIFO is free or not is judged from a queue length counter. The free address FIFO (a free address block management memory) does not have the queue length counter. Then, the management is conducted in the following manner so that the free address FIFO does not necessarily become free. Namely, an address "0" is initially allocated to the free address FIFO. A free address generating counter generates write addresses from an address "1". If the START pointer is equal to the END pointer when acquiring the write address, the input cell is discarded.

(Writing Operation)

The cell arrived is written to the cell buffer memory, and an address link of a corresponding logic outgoing route queue is updated. The write address is obtained from the head of the free address FIFO. In the initial state, nothing is set in the  
5 free address FIFO. Then, there is provided a counter for generating the write address for the initial operation, i.e., an initial address generating counter INI-CNT. Till the initial address generating counter INI-CNT comes to a maximum value (MAX), the write address is acquired from this counter. When  
10 reaching the value MAX, the counter is stopped, and from this onwards the write address is acquired from the free address FIFO.

If the write address can not be obtained from the free address FIFO, the input cell is discarded. Further, for matching with the multicast (MC) operation, the write address is retained  
15 in a buffer address area. Moreover, a value with which an outgoing route number is converted into the bitmap is retained in an MC routing bit area in the case of a uni-cast cell, and, in the case of a multicast cell, MC routing bits are retained therein.

20 The writing steps are S1 to S7 which follow. Steps S1 ~ S7 are:

S1: The write address is acquired.

S2: The cell arrived is written to the cell buffer memory corresponding to the write address.

25 S3: The write address is added to the address FIFO of a logic queue corresponding to header data of the cell arrived.

S4: The write address is retained in the buffer address area.

S5: When the input cell is classified as the uni-cast cell, the MC routing bit corresponding to the outgoing route number is set.

S6: When the input cell is the multicast, the MC routing bit is retained.

S7: A value of the queue length counter of the corresponding logic queue in the common buffer (cell buffer memory) is incremented.

(Multicasting)

10 The MC address is read from the address FIFO of the logic multicast queue, and retained as a MC head address in a register. Next, the corresponding MC routing bit is read from an SSRAM and held as an MC remaining routing bit in the register. Then, the addresses are distributed to the corresponding logic outgoing route queues referring to the MC remaining routing bits. The distribution of the addresses is conducted per outgoing route for a 1-packet (cell) time. As for the addresses to be distributed, the MC head address is distributed to the first outgoing route, and, from the second time onwards, MC added addresses newly obtained from the free address FIFO are used.

15 The actual cells are, however, written to the cell buffer memory corresponding to the MC head address, and hence the MC head address is retained as a buffer address per address newly obtained. It is judged from an MC head address effective register whether or not it is the first cell of the multicast.

25 The multicast processing steps are S11 to A18 and S21 to S26 which follow:

First Cell:

S11: the MC address of the logic multicast queue is retained in the MC head address register.

S12: The MC routing bit corresponding to the MC head address  
5 is retained in the MC remaining routing bit register.

S13: The latest line among the lines where the MC remaining bit is set, is selected.

S14: The MC head address is added to the address FIFO of the logic queue corresponding to the selected line.

10 S15: The MC head address is set in the buffer address area corresponding to the MC head address.

S16: The bit corresponding to the selected line is updated to [0] with respect to the MC remaining routing bit.

15 S17: A value of the queue length counter of the corresponding MC queue is decremented.

S18: A value of the queue length counter of the corresponding logic queue is incremented.

From Second Cell Onward:

S21: The MC added address is acquired from the free address FIFO.

20 S22: The latest line among the lines where the MC remaining routing bit, is set.

S23: The MC added address is added to the address FIFO of the logic queue corresponding to the selected line.

25 S24: The MC head address is set in the buffer address area corresponding to the MC added address.

S25: The bit corresponding to the selected line is updated to [0] with respect to the MC remaining routing bit.

S26: A value of the queue length counter of the corresponding logic queue in the common buffer is incremented.

This operation continues till all the MC remaining routing bits become [0]. When all becomes [0], the multicast of that cell comes to an end, and the MC head address effective register is reset. A new MC address is obtained from the logic multicast queue at a next slot, and the processing loops back to the first operation. Whereas if the address is not acquired from the free address FIFO, the multicasting at that slot is stopped, and the processing waits till the address is obtained.

(Reading Operation)

A read-out address is acquired from the address FIFO of the corresponding logic outgoing route queue, and the cell is read from the cell buffer memory in the buffer address corresponding to the read-out address. Thereafter, only when the read-out address is not identical with the buffer address, the read-out address is returned. Further, the bit corresponding to the read-out line of the MC bitmap corresponding to the buffer address is cleared. As a result, if all is [0], it is judged that the read-out of all the corresponding cells is completed, and the buffer address is returned to the free address FIFO.

The reading steps are S31 through S36 which are shown as follows:

S31: The read-out address is obtained from the address FIFO of the logic outgoing route queue.

S32: The cell is read out of the buffer address corresponding

to the read-out address.

S33: If the buffer address is not coincident with the read-out address, the read-out address is added to the address FIFO, the value of the queue length counter of the common buffer is decremented.

S34: The bit corresponding to the read-out line is cleared with respect to the MC bitmap corresponding to the buffer address.

S35: If MC bitmap after being cleared is all [0], the buffer address is added to the address FIFO, and the value of the queue length counter of the common buffer is decremented.

S36: The value of the queue length counter of corresponding logic queue is decremented.

[Architecture and Operation of Second Scheduler]

FIG. 38 shows an architecture of a scheduler of the input buffer unit in the packet switch in one embodiment of the present invention. Referring to FIG. 38, a request management module 361 manages the number of transmission requests which the input buffer memory notifies of. A first timer processing module (1) 362 measures a scheduling cycle with respect to a self input highway. A second timer processing module (2) 363 is provided corresponding to each of the logic outgoing routes, and measures a scheduling allocation cycle with respect to the output highway thereof. A scheduling processing module 364 executes the scheduling process when judged to be possible of scheduling in the timer processing module (1) 362, and establishes an outgoing route in accordance with the scheduling algorithm among the outgoing routes each given an indication of being allocable in



the timer processing module (2) 363 as well as among the output lines of which the transmission requests have been received by the request management module 361.

The respective schedulers (SCH) 36 are provided  
5 corresponding to the input highways (incoming routes) IHW, and establish the output highways in accordance with the scheduling algorithm in order to determine packet forwarding routes on the self input highways so as not cause conflicts between the outgoing routes on the respective input highways within one-unit time, herein, within one-packet (cell) time.

(Necessity for Input Line Speed Scheduling)

FIG. 39 shows an example in which an N x N core switch (switch unit) 371 having ports of 9.6 Gbps accommodates input lines exhibiting different transmission speeds via input buffer  
15 units 372, 373, 374. In this example, an input line #0 of an interface having a transmission speed of 2.4 Gbps and an input line #5 of an interface having a transmission speed of 4.8 Gbps, are accommodated as the input lines having different transmission speeds.

20 In this mode of accommodating the input lines, if none of speed control is done, it follows that the schedulers (SCH) 3721, 3731 perform scheduling for the respective input lines at a speed (herein, 9.6 Gbps) of the unit time, and that a transmission indication is sent at a speed of 9.6 Gbps to the  
25 input line #0 having a buffering capability as low as 2.4 Gbps and the input line #5 having a buffering capability of 4.8 Gbps. Namely, the input buffer units 372, 373 need a high-speed input

buffer memories 3722, 3732.

(Scheduling at Input Line Speed)

An example of how the scheduling at the input line speed is conducted, will be explained referring to FIG. 40. The scheduling for the input lines must be executed at a packet (cell) time interval or larger so as not to install the high-speed buffer memories in the input buffer units.

Input line #0 : 4-packet time (= 9.6 Gbps/2.4 Gbps)

Input line #5 : 2-packet time (= 9.6 Gbps/4.8 Gbps)

10       Supposing that the scheduling process for the input line #0 is executed when the time  $T = 1$ , however, it is not a matter of question whether the allocation thereof is actually made as a result of the scheduling. In this case, the timer processing module (1) 362 (see FIG. 39) of the scheduler #0 starts measuring  
15       a predetermined interval, and notifies the scheduling processing module 364 of a scheduling stop signal. The measurement of the predetermined time can be attained by a simple counter circuit for incrementing a value of the counter at an interval of the packet time. Then, the scheduling stop signal is set when the  
20       scheduling process is executed, and released just when a predetermined measuring time elapses.

The predetermined time does not yet elapse when the time  $T = 2$ , namely, the scheduling stop signal assumes a Low (0) level, and hence the scheduling is unable to be done. Thus, the  
25       scheduling processing module 364 uses the scheduling stop signal as an enable signal of the scheduling process, and does not execute the scheduling process when the stop signal takes the Low level.

The scheduling stop signal on the input line #0 is released when the time  $T = 5$ , i.e., assume a High (1) level, and therefore the scheduling processing module is capable of scheduling the input line #0 when the time  $T = 5$ . Under the control described above, a scheduling processing cycle of the input line #0 becomes a 4-packet time interval. Referring to FIG. 40, time slots when the scheduling process is executed are indicated by hatching.

The processing for the input line #5 is the same as what has been described above. Supposing that the scheduling process for the input line #5 is executed when the time  $T = 1$ , the timer processing module (1) 362 of the scheduler #5 starts measuring the predetermined time and transmits the scheduling stop signals till an elapse of the time  $T = 2$ . The scheduler 364 does not perform scheduling for the input line #5 when the time  $T = 2$ .

As discussed above, during the predetermined time since the scheduling process has been executed, the timer processing module (1) 362 notifies the scheduling processing module 364 of the scheduling stop signal, because of the scheduling trigger being given at a cycle of the input line speed, and a trigger for a read-out indication to the input buffer unit from the scheduler 36 inevitably becomes the input line speed. Consequently, what is provided as a sufficient requirement in the input buffer unit may be only the buffer memory capable of reading at the same speed as the input line speed.

FIG. 41 shows processing steps S391 through S398 of the scheduling corresponding to the input line speed. Steps S392 through S395 are the scheduling processes. When an event occurs

at an interval of the unit time (S391), a present scheduling state is judged with a logic of the scheduling stop signal in S392. If judged to be [1] as a result thereof, viz., if in a possible-of-scheduling state, the processes from S393 down to S395 are executed. On the other hand, if judged to be [0] (which indicates an impossible-of-scheduling state), the scheduling process is not executed.

In the case where the judged result is [1], the scheduling process for a predetermined input line is implemented in S393, and a timer (timer 1) for managing the scheduling stop signal and a scheduling stop interval is set to [0].

Steps S396 to S398 are processes of updating the scheduling stop signal. A timer value is incremented at an interval of the packet time (S396), and it is judged whether or not the incremented value exceeds a predetermined time (S397). If the timer value exceeds the predetermined time, the scheduling stop signal is set to [1] (S398).

Thus, with this timer process, the scheduling stop signal is set to [0] during the predetermined time ( $=1/\text{input line speed}$ ).

As a result, no scheduling process is executed during the predetermined time, and hence it is possible to effect the control so that the scheduling process is not executed at a speed equal to or higher than the input line speed.

(Necessity for Output Line Speed Scheduling)

FIG. 42 shows an example in which the packets are forwarded to an output line #C having a transmission speed 2.4 Gbps via a core switch 401 from an input line #A having a transmission

speed 2.4 Gbps and from an input line #B having a transmission speed 4.8 Gbps. In this case, the packets are forwarded at the transmission speed of 2.4 Gbps to the core switch 401 from the input buffer unit 402 corresponding to the input line #A. Then, the packets are forwarded at the transmission speed of 4.8 Gbps to the core switch 401 from an input buffer unit 403 corresponding to the input line #B, with the result that the packets flow at a traffic of totally 7.2 Gbps to an output buffer memory 4041 of an output buffer unit 404 corresponding to the output line #C.

The output buffer unit 404 corresponding to the output line #C, which receives the traffic flow on the order of 7.2 Gbps, has a reading speed as low as 2.4 Gbps, and the large-capacity output buffer memory 4041 is needed for avoiding the packet discard.

(Operation for Establishing Scheduling Process at Output Line Speed)

A scheduling operation corresponding to the output line speed will be described referring to FIG. 43. A decrease in buffer memory capacity on the output side must involve restraining a traffic inflow to that output line down to an output line speed or lower. Accordingly, in this example, it is required that a scheduling allocation interval to each of the output lines be set to the following packet time in order to control an interval at which the packets are forwarded to one single output line so that this interval becomes the output line speed in all the input lines.

Output line #2: 2-packet time (= 9.6 Gbps/4.8 Gbps)

Output line #4: 4-packet time (= 9.6 Gbps/2.4 Gbps)

It is assumed that the scheduling process for the input line #1 be executed and the output line #2 be established when the time  $T = 2$ . In this case, the scheduler for the input line #1 notifies all other schedulers that the output line #2 has been established. Then, each of the schedulers receiving this notification starts a measurement of the timer, corresponding to the output line (#2 in this example), of the self timer processing module (1), and notifies the self scheduling processing module of an allocation stop signal. As by the timer processing module (1), a timer processing module (2) is also capable of measuring the predetermined time by use of a counter circuit for making an increment at the interval of the packet time.

The allocation stop signal is set when the scheduling allocation is implemented or when notified of the establishment from other schedulers, and is released after an elapse of the predetermined time in the timer processing module (2). The scheduling processing module establishes forwarding to the output line that is not notified of this allocations top signal (i.e., not in a stop state).

When the time  $T = 3$  in this example, because of being notified of the allocation stop signal (Low level) of the output line #2, any schedulers can not make the allocation to the output line #2. Then, when the time  $T = 4$ , the measurement of the timer processing module (2) is completed, and the allocation stop

signal to the output line #2 is canceled. As a result, in the input line #5 when the time  $T = 4$ , the allocation to the output line #2 is newly made. Referring to FIG. 43, the allocation to the output line #2 is indicated by oblique lines.

5 On the other hand, the allocation to the output line #4 also is executed in the same steps. When the time  $T = 2$ , the scheduling process for the input line #5 is carried out. When establishing the output line #4, all the schedulers are notified of the establishment of the output line #4. As described above, 10 the timer processing module (2) of each scheduler starts measuring the predetermined time with respect to the output line #4, and notifies the scheduling processing module of the allocation stop signal of the output line #4. Referring again to FIG. 43, the allocation to the output line #4 is indicated 15 by hatching.

As discussed above, in this example, when the time  $T = 3$ , the allocations to the output lines #2 and #4 cannot be effected. Further, when the time  $T = 4$  and  $T = 5$ , there is made no allocation to the output line #4.

20 Looking individually at the portions indicated by the oblique line and hatching in FIG. 43, a trigger for the allocation to the output line #2 has an interval of at least two- or more-packet time, and a trigger for the allocation to the output line #4 has an interval of four- or more-packet time. This time 25 interval is equivalent to an interval at which the packet arrives at each output line, and implies that the traffic to each outgoing route can be restrained to the output line speed or lower.

FIG. 44 shows steps S4201 through S4214 of the scheduling corresponding to the output line speed. An initializing sequence of allocation stop timer processes consists of S4204 through S4204. Upon an occurrence of event at the interval of the unit time (S4201), when notified of the establishment from other schedulers in S4202, a self-scheduler allocation stop signal is set to [0] (S4203), and the timer (timer 2) is set to [0] (S4204). If not notified of the establishment, none of those processes is done.

Steps S4205 through S4208 are the scheduling process and an initializing sequence of the allocation stop timer processes after the scheduling process. In S4205, the scheduling process is executed to establish a forwarding line among the output line where a self-scheduler allocation stop signal #N\_M (N: input line number, M: output line number) is set to [1]. Then, after the scheduling process has been established, an allocation stop signal #N\_M (N: established input line number, M: established output line number) corresponding to the established output line and the corresponding timer (N: established input line number, M: established output line number), are set to [0] (S4207, S4208).

A sequence of updating the scheduling stop signal at a next time includes S4209 through S4213. It is judged in S4209 whether or not the processes for the number (K) of the input lines are finished. After finishing the process of updating all the input lines, an output line number  $m$  is set to [0] (S4214), and the processing comes to an end. In FIG. 44, the processes are executed in series and may also be implemented in parallel.



Step 4210 is a counter process of counting as to whether or not the processes for the number (K) of the input lines are carried out, and is not required when the parallel processing is implemented.

5 Steps S4211 to S4213 form a sequence of updating the scheduling stop signal. In S4211, a timer value is incremented at the interval of the packet time (S4211), and it is judged whether or not the incremented value exceeds a predetermined time ( $= 1/\text{output line rate}$ ) (S4212). It is judged in S4212 that  
10 the incremented value exceeds the predetermined time, the corresponding allocation stop signal is set to [1] (S4213).

Thus, from S4211 to S4213, the allocation stop signal is set to [0] during the predetermined time ( $= 1/\text{output line rate}$ ). In S4205, each scheduler performs the control so that there is  
15 made neither the allocation to each output line at the output line rate or higher, nor the allocation to the output line in which the allocation stop signal is set to [0].

[Architecture and Operation of Third Scheduler]

FIG. 45 shows an architecture of the scheduler of the input  
20 buffer unit in the packet switch in one embodiment of the present invention. Referring to FIG. 45, a scheduler 43 includes a scheduling processing module 434 and a timer processing module (2) 433 for every pipeline process. A request management module 431 and a timer processing module (1) 432 operate in the same  
25 way as the second scheduler does.

Given next is an explanation of a scheduling mode corresponding to the line speed when the scheduling is conducted

in pipeline, wherein one scheduling process takes an M-packet time.

FIG. 46 shows a pipeline sequence. Referring to FIG. 46, a numeral framed in square corresponding to the time (T) indicates a scheduling target input line number. It is herein assumed that a 4 x 4 switch be provided, and an example of completing one scheduling in a 4-packet time, will be explained. A pipeline architecture having a 4-fold parallelism is taken for obtaining a result at the interval of the packet time by executing the scheduling process spending the 4-packet time.

Each scheduler 43 executes the scheduling process in a position shown by a self input line number. For example, when the time  $T = 1$ , the scheduling process is conducted in a way of executing a pipeline process #0 of the input line #0, the pipeline process #0 of the input line #1, a pipeline process #2 of the input line #3 and the pipeline process #2 of the input line #2. A bold line TT in FIG. 46 represents that the scheduler 43 notifies the input buffer memory of a forwarding indication, and implies that when the time  $T = 4$ , the corresponding input buffer memory is notified of a result of scheduling the pipeline processes #0 when the time  $T = 1$  to 3. It is also indicated that the scheduling process is not implemented at the time having a blank.

(Scheduling Allocation Method Corresponding to Input Line Speed)

In the pipeline architecture shown in FIG. 46, it is presumed that the scheduling process for the input line #3 be

executed in the pipeline process #3 when the time  $T =$ , e.g., 8. The input line #3 has a line speed of the order of 4.8 Gbps, and hence the scheduling interval must be restricted to a 2-packet time (scheduling speed/input line speed = 9.6 Gbps/4.8 Gbps).

- 5 The input buffer memory is notified of a result established herein when the time  $T = 11$ , and it is therefore required that the read-out indication to the input line #3 is not given when the time  $T = 0$  and  $T = 12$ .

Hence, after executing the scheduling process when the  
10 time  $T = 8$ , if the scheduling process for the input line #3 is carried out so as not to execute the scheduling process for the input line #3 within the pipeline process of  $N$ -stages ( $N$  is obtained by Scheduling Speed/Input Line Speed, and is herein "1") anterior and posterior to that pipeline processing stage,  
15 one front state and one rear stage, i.e., the pipeline #2 and the pipeline #0, are notified of the impossible-of scheduling signal with respect to the input line #3. In FIG. 46, the hatching represents an impossible-of-scheduling section with respect to the input line #3.

20 Similarly, in the case of the input line #0 also, the pipeline processing  $N$ -stages ( $N = 3$ ) anterior and posterior thereto are notified of the scheduling stop signal since the input line #0 has subjected to the scheduling process, thereby effecting the control so that the scheduling for the input line  
25 "0 is not conducted.

Thus, when taking the pipeline architecture also, the  $N$ -stages of scheduling processing modules 434 in front and rear

of that pipeline stage are notified of the scheduling stop signal, whereby the scheduling corresponding to the input line speed can be performed.

(Scheduling at Input Line Speed)

FIG. 47 is a flowchart showing processing steps S451 through S456 of the scheduling corresponding to the input line speed. Referring to FIG. 47, a condition 1 represents a scheduling cycle at which the stop signal is transmitted. For example, it is assumed that the scheduling for the input line #1 having a transmission speed of 622 Mbps when the time T = 20 in FIG. 46. In this case, as discussed above, the halt of the scheduling must be done during the pipeline processes of 16 stages (9.6 Gbps/622 Mbps) before and after the scheduling established point.

Then, a stop pipeline cycle indicating how long a pipeline processing time the individual pipeline processing module (timer processing module) must wait for, is given by the following formula:

$$\text{Stop Pipeline Cycle} = (\text{FstPPL} + K - \text{PP}) / \text{PPLN}$$

where

FstPPL: a pipeline number with which the scheduling process is executed,

K: a scheduling speed/input line speed,

PP: a self-pipeline number, and

PPLN: a total pipeline number

The respective stop pipeline cycles in this example are given such as:

Pipeline #0 :  $(1 + 16 - 0) / 4 = 4.25 = 4$  cycles

Pipeline #1 :  $(1 + 16 - 1) / 4 = 4.00 = 4$  cycles

Pipeline #2 :  $(1 + 16 - 2) / 4 = 3.75 = 3$  cycles

Pipeline #3 :  $(1 + 16 - 3) / 4 = 3.50 = 3$  cycles

5 (Scheduling Allocation Method Corresponding to Output Line Speed)

When taking the pipeline architecture, the control executed so as to keep an output speed independently for every pipeline process. The scheduling process corresponding to the  
10 output line speed will be explained referring to FIG. 48. For instance, when a result of the scheduling for the input line #2 in the pipeline process #3 when the time  $T = 8$  is established in the output line #0, during an N-pipeline cycle next to that pipeline cycle, no allocation to the output line #0 is made  
15 in the pipeline process #3. The line speed of the output line #2 is 2.4 Gbps, and hence the above N cycle is obtained by the following formula:

$$N = \text{Scheduling Speed} / \text{Output Line Speed} \quad (N = 9.6 \text{ Gbps} / 2.4 \text{ Gbps} = 4)$$

20 In a case where the output line #3 is established in the scheduling process of the input line #1 as well as in the pipeline process #3 when the time  $T = 10$ , the allocation to the output line #3 is not effected in the pipeline process #3 during next one cycle in the same way. Herein, the allocation to the same  
25 output line #3 is performed in the scheduling process for the input line #0 as well as in the pipeline process #0 also when the time  $T = 9$ . As a result, the packets flows to the output

line #3 consecutively when the time  $T = 11$  and  $T = 12$ . In terms of a long cycle, however, the packets are forwarded at a rate of the output line speed on the average.

As discussed above, in the pipeline architecture, the allocation is implemented at the predetermined interval in every pipeline process, whereby the packets flows to the output line at the speed equal to or lower than the output line speed on the average. This may leads to a less capacity of the output buffer memory.

FIG. 49 is a flowchart showing processing steps S471 to S479 of the scheduling corresponding to the output line speed. Steps S472 through S474 are the scheduling process, an allocation stop signal process after the scheduling has been established, and a timer initializing sequence. Upon an occurrence of event at the interval of the unit time (S471), in S472, there is established a forwarding line among the output lines where the allocation stop signal is set to [1] with respect to a scheduling target input line at the present time. Then, the allocation stop signals corresponding to the established pipeline processing stage, input line and output line, are given, and the timer value is set to [0] (S473, S474).

Steps S475 to S479 form a process of updating the allocation stop signal. it is judged in S475 whether or not the processes for all the pipeline processing stages are finished. After completing the processes for all the pipeline processing stages, the processing comes to an end. Step S476 is a process of judging whether it is an end of the pipeline processing or not. Normally,

if there are N-pieces of pipeline processing stages, one single pipeline process is competed in an N-unit time. This process is executed for judging a final time of each pipeline process. The final time may be judged when a counter value of the counter provided for every pipeline process comes to N, or the final time of the pipeline process may also be indicated from outside.

A process of updating the allocation stop signal consists of S477 through S479. A corresponding timer value is incremented at the final time of the pipeline process in S476 (S477), and it is judged whether or not this incremented value exceeds a predetermined cycle (= 1/output line rate) (S478). If over the predetermined cycle, a corresponding allocation stop signal is set to [1].

Thus, from S477 to S479, during the predetermined cycle, the allocation stop signal is set to [0]. In S472 where the scheduling process of each pipeline processing stage is executed, the scheduler implements the control so that there is made neither the allocation to each output line at the output line rate or higher, nor the allocation to the output line in which the allocation stop signal is set to [0]. This control is done independently for every pipeline processing stage, thereby making it feasible to control so that the allocation is not made at the predetermined output line rate or higher on the average.

[Architecture and Operation of Fourth Scheduler]

According to the third scheduler, the timer processing module (2) starts the timer measurement upon the scheduling allocation as a trigger, and the measurement is carried out after

reading the packet. Therefore, as viewed at an entering port of the output line, the traffic exhibits a low burst characteristic. There is, however, a necessity for giving the different schedulers within the same pipeline process a piece of information as to how much the stop signals should be transmitted onwards. Thus, it is required that the adjacent scheduler be notified of the information.

In a fourth scheduler which will be described next, a frame signal common to all the scheduler is provided, and the allocation to the output line is conducted in accordance with this frame signal in order to reduce that notification of the information. FIG. 50 shows a format of the frame signal. note that an architecture of the fourth scheduler is the same as the third scheduler.

#### (Scheduling Process Corresponding to Output Line Speed)

Each scheduler has a fixed frame signal corresponding to the output line speed, of which a phase is shifted at an interval of one-packet time for every pipeline process. A frame signal FR in FIG. 50 serves for the pipeline process #3. A High level area of this signal is set as an area where the scheduling allocation to the output line can be made, and a Low level area is set as a stop area, thereby making unnecessary the transmission of the information between the schedulers. Referring again to FIG. 50, the low level area of the frame signal in each pipeline process is indicated by hatching. As can be understood from FIG. 50, however, N-pieces (N: the number of pipelines) of allocations can be made consecutively to one single output line,



and hence N-pieces of packets are consecutively forwarded, resulting in an enhanced burst characteristic of the traffic flow.

[Modified Example]

5 In the embodiment discussed above, the input line numbers in the pipeline processes are arranged in one row but may also be arranged in any forms. Further, in accordance with the embodiment discussed above, the scheduling corresponding to the input line speed and the scheduling corresponding to the output  
10 line speed, have been individually explained. it is, however, possible to execute the scheduling corresponding to both of the I/O line speeds by determining the scheduling target input line in accordance with the input line speed and establishing the scheduling allocation in accordance with the output line  
15 speed.

Moreover, the input buffer type switch has been described in details in the embodiment discussed above. The present invention can, however, be applied to an I/O buffer type switch (see FIG. 51) applying the same architecture as the input buffer  
20 unit to the output buffer unit.

Although only a few embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the preferred embodiments without departing from the novel teachings  
25 and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention as defined by the following claims.

WHAT IS CLAIMED IS:

1. A packet switch comprising:

an input buffer memory unit having a logic queue  
corresponding to an output line;

5 a control module for a first pointer indicating a  
scheduling start input line;

a control module for a second pointer indicating a  
scheduling start output line of scheduling target outlines;

a request management control module for retaining  
10 transmission request data about a desired output line;

a scheduling processing module for starting a retrieval  
from within plural pieces of transmission request data from the  
output line indicated by the second pointer, and selecting an  
output line that is not ensured by other input lines;

15 a packet buffer memory unit for temporarily storing a  
plurality of fixed-length packets and sequentially outputting  
the fixed-length packets;

a common switch unit for switching the fixed-length packets  
outputted from said packet buffer memory unit; and

20 an address management unit for segmenting an address of  
said packet buffer memory unit into fixed-length blocks for a  
plurality of packets, and managing the address on a block basis.

2. A packet switch comprising:

25 an input buffer memory unit having a logic queue  
corresponding to an output line;

a control module for a first pointer indicating a

scheduling start input line;

a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining

5 transmission request data about a desired output line;

a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer selecting an output line that is not ensured by other input lines;

10 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

15 an address management unit for temporarily writing the packets to a multicast-oriented memory for multicasting to a plurality of output lines, reading the packets corresponding to the number of multicasts, with a scheme to distribute the packets to a desired FIFO memory, retaining the number of  
20 multicasts and addresses thereof according to the addresses after being distributed in order to logically actualize the distribution of not the packets but by use of only the addresses, and thus making an address management of said packet buffer memory unit.

25

3. A packet switch according to claim 1, wherein said address management unit manages the addresses by flags indicating

which sequence number in the block and which address related to this indicated sequence number the multicast is completed with.

5           4. A packet switch according to claim 1 or 2, wherein said packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage,

10           only said rear-stage memory is normally used,  
            when said rear-stage memory is full of packet data, the packet data are temporarily stored in said front-stage memory, and

15           the packet data are transferred back to said rear-stage memory when a free area comes out.

20           5. A packet switch according to claim 1 or 2, wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

            a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

25           a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.

6. A packet switch according to claim 1 or 2, wherein said

packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and  
5 disposed at a rear stage,

a writing operation to said rear-stage memory is effected batchwise just when a plurality of packets are accumulated in said front-stage memory, and

the plurality of packets are read batchwise from said  
10 rear-stage memory.

7. A packet switch according to claim 1 or 2, wherein said packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one  
15 signal input line in an established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and

the writing and reading to and from said respective memories are executed in parallel.

20 8. A packet switch according to claim 1 or 2, wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and

25 switching to said redundant slice switch can be thereby done every time said slice switch receives maintenance and comes to a fault.

9. A packet switch according to claim 1 or 2, wherein said packet buffer memory unit is set dual on the input side and the output side of said common switch unit,

5 packet data are distributed to said packet buffer memory unit disposed on the output side along a route preset in said common switch unit, and

the switching can be thereby done when in maintenance and in fault.

10 10. A packet switch according to claim 1 or 2, wherein schedulers each including said control modules of the first and second pointers, said request management control module and said scheduling processing module, are disposed in dispersion,

15 a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided, and

20 the switching can be thereby done when in maintenance and in fault.

11. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

25 a control module for a first pointer indicating a scheduling start input line;

a control module for a second pointer indicating a

scheduling start output line of scheduling target outlines;

a request management control module for retaining  
transmission request data about a desired output line;

a scheduling processing module for starting a retrieval  
5 from within plural pieces of transmission request data from the  
output line indicated by the second pointer, and selecting an  
output line that is not ensured by other input lines;

a packet buffer memory unit for temporarily storing a  
plurality of fixed-length packets and sequentially outputting  
10 the fixed-length packets;

a common switch unit for switching the fixed-length packets  
outputted from said packet buffer memory unit; and

an address management unit for performing an address  
management of said packet buffer memory unit,

15 wherein said packet buffer memory unit has a large-capacity  
memory that is high-speed accessible only when in a burst access  
and is disposed at a front stage, and a high-speed random  
accessible memory disposed at a rear stage,

only said rear-stage memory is normally used,

20 when said rear-stage memory is full of packet data, the  
packet data are temporarily stored in said front-stage memory,  
and

the packet data are transferred back to said rear-stage  
memory when a free area comes out.

25

12. A packet switch comprising:

an input buffer memory unit having a logic queue

corresponding to an output line;

a control module for a first pointer indicating a scheduling start input line;

5 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

10 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

15 a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

20 wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

25 a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.



13. A packet switch comprising:

an input buffer memory unit having a logic queue  
corresponding to an output line;

a control module for a first pointer indicating a  
5 scheduling start input line;

a control module for a second pointer indicating a  
scheduling start output line of scheduling target outlines;

a request management control module for retaining  
transmission request data about a desired output line;

10 a scheduling processing module for starting a retrieval  
from within plural pieces of transmission request data from the  
output line indicated by the second pointer, and selecting an  
output line that is not ensured by other input lines;

15 a packet buffer memory unit for temporarily storing a  
plurality of fixed-length packets and sequentially outputting  
the fixed-length packets;

a common switch unit for switching the fixed-length packets  
outputted from said packet buffer memory unit; and

20 an address management unit for performing an address  
management of said packet buffer memory unit,

wherein said packet buffer memory unit has a queue memory  
using a small-capacity high-speed random accessible memory  
disposed at a front stage, and a queue memory using a  
large-capacity memory that is high-speed accessible only when  
25 in a burst access and disposed at a rear stage,

a writing operation to said rear-stage memory is effected  
batchwise just when a plurality of packets are accumulated in

said front-stage memory, and

the plurality of packets are read batchwise from said rear-stage memory.

5 14. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

a control module for a first pointer indicating a scheduling start input line;

10 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

15 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

20 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

25 wherein said packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an

established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and the writing and reading to and from said respective memories are executed in parallel.

5

15. A packet switch according to claim 11, 12, 13 or 14, wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and

10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000  
1001  
1002  
1003  
1004  
1005  
1006  
1007  
1008  
1009  
1010  
1011  
1012  
1013  
1014  
1015  
1016  
1017  
1018  
1019  
1020  
1021  
1022  
1023  
1024  
1025  
1026  
1027  
1028  
1029  
1030  
1031  
1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154  
1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195  
1196  
1197  
1198  
1199  
1200  
1201  
1202  
1203  
1204  
1205  
1206  
1207  
1208  
1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291  
1292  
1293  
1294  
1295  
1296  
1297  
1298  
1299  
1300  
1301  
1302  
1303  
1304  
1305  
1306  
1307  
1308  
1309  
1310  
1311  
1312  
1313  
1314  
1315  
1316  
1317  
1318  
1319  
1320  
1321  
1322  
1323  
1324  
1325  
1326  
1327  
1328  
1329  
1330  
1331  
1332  
1333  
1334  
1335  
1336  
1337  
1338  
1339  
1340  
1341  
1342  
1343  
1344  
1345  
1346  
1347  
1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413  
1414  
1415  
1416  
1417  
1418  
1419  
1420  
1421  
1422  
1423  
1424  
1425  
1426  
1427  
1428  
1429  
1430  
1431  
1432  
1433  
1434  
1435  
1436  
1437  
1438  
1439  
1440  
1441  
1442  
1443  
1444  
1445  
1446  
1447  
1448  
1449  
1450  
1451  
1452  
1453  
1454  
1455  
1456  
1457  
1458  
1459  
1460  
1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483  
1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501  
1502  
1503  
1504  
1505  
1506  
1507  
1508  
1509  
1510  
1511  
1512  
1513  
1514  
1515  
1516  
1517  
1518  
1519  
1520  
1521  
1522  
1523  
1524  
1525  
1526  
1527  
1528  
1529  
1530  
1531  
1532  
1533  
1534  
1535  
1536  
1537  
1538  
1539  
1540  
1541  
1542  
1543  
1544  
1545  
1546  
1547  
1548  
1549  
1550  
1551  
1552  
1553  
1554  
1555  
1556  
1557  
1558  
1559  
1560  
1561  
1562  
1563  
1564  
1565  
1566  
1567  
1568  
1569  
1570  
1571  
1572  
1573  
1574  
1575  
1576  
1577  
1578  
1579  
1580  
1581  
1582  
1583  
1584  
1585  
1586  
1587  
1588  
1589  
1590  
1591  
1592  
1593  
1594  
1595  
1596  
1597  
1598  
1599  
1600  
1601  
1602  
1603  
1604  
1605  
1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646  
1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687  
1688  
1689  
1690  
1691  
1692  
1693  
1694  
1695  
1696  
1697  
1698  
1699  
1700  
1701  
1702  
1703  
1704  
1705  
1706  
1707  
1708  
1709  
1710  
1711  
1712  
1713  
1714  
1715  
1716  
1717  
1718  
1719  
1720  
1721  
1722  
1723  
1724  
1725  
1726  
1727  
1728  
1729  
1730  
1731  
1732  
1733  
1734  
1735  
1736  
1737  
1738  
1739  
1740  
1741  
1742  
1743  
1744  
1745  
1746  
1747  
1748  
1749  
1750  
1751  
1752  
1753  
1754  
1755  
1756  
1757  
1758  
1759  
1760  
1761  
1762  
1763  
1764  
1765  
1766  
1767  
1768  
1769  
1770  
1771  
1772  
1773  
1774  
1775  
1776  
1777  
1778  
1779  
1780  
1781  
1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825  
1826  
1827  
1828  
1829  
1830  
1831  
1832  
1833  
1834  
1835  
1836  
1837  
1838  
1839  
1840  
1841  
1842  
1843  
1844  
1845  
1846  
1847  
1848  
1849  
1850  
1851  
1852  
1853  
1854  
1855  
1856  
1857  
1858  
1859  
1860  
1861  
1862  
1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911  
1912  
1913  
1914  
1915  
1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1929  
1930  
1931  
1932  
1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1949  
1950  
1951  
1952  
1953  
1954  
1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025  
2026  
2027  
2028  
2029  
2030  
2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097  
2098  
2099  
2100  
2101  
2102  
2103  
2104  
2105  
2106  
2107  
2108  
2109  
2110  
2111  
2112  
2113  
2114  
2115  
2116  
2117  
2118  
2119  
2120  
2121  
2122  
2123  
2124  
2125  
2126  
2127  
2128  
2129  
2130  
2131  
2132  
2133  
2134  
2135  
2136  
2137  
2138  
2139  
2140  
2141  
2142  
2143  
2144  
2145  
2146  
2147  
2148  
2149  
2150  
2151  
2152  
2153  
2154  
2155  
2156  
2157  
2158  
2159  
2160  
2161  
2162  
2163  
2164  
2165  
2166  
2167  
2168  
2169  
2170  
2171  
2172  
2173  
2174  
2175  
2176  
2177  
2178  
2179  
2180  
2181  
2182  
2183  
2184  
2185  
2186  
2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211

a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided and

5 the switching can be thereby done when in maintenance and in fault.

18. A packet switch comprising:

10 a scheduling processing module for executing a scheduling process at a certain fixed speed;

a first timer processing module for measuring a packet slot time obtained from a scheduling speed for an input line speed; and

15 a second timer processing module for measuring a packet slot time obtained from a scheduling speed for an output line speed,

wherein when the scheduling process for a certain input line is executed, said first timer processing module starts the measurement,

20 the scheduling process for that input line is stopped during a period for which said first timer processing module thereafter measures a predetermined time, and

the scheduling corresponding to the input line speed is thus actualized.

25

19. A packet switch according to claim 18, wherein when an establishment for a certain output line is made, said second

timer processing module starts the measurement,

the establishment for the same output line is stopped during a period for which said second timer processing module thereafter measures a predetermined time, and

5 a traffic flow to the same output line is restrained to an output line speed or lower.

20. A packet switch according to claim 18, wherein the start of the measurement of each of said first and second timer processing modules is triggered neither by scheduling nor by  
10 the establishment but by a fixed time interval.

21. A packet switch according to claim 18, wherein when the scheduling process is executed in a way of pipeline processing,  
15 the scheduling for a relevant input line at pipeline processing N-stages anterior and posterior on the basis of a ratio of a scheduling speed to an input line speed, is stopped, and

the scheduling corresponding to the input line speed is thereby actualized.

20

22. A packet switch according to claim 18, wherein said second timer processing module, when executing the scheduling process in a way of pipeline processing, executes the control independently for every pipeline process on the basis of a  
25 pipeline number and an output line number, and

the scheduling corresponding to the respective output line speed on the average is actualized by keeping a predetermined

interval in each pipeline process.

ABSTRACT OF THE DISCLOSURE

A packet switch includes an input buffer memory unit having a logic queue corresponding to an output line, a control module for a first pointer indicating a scheduling start input line, a control module for a second pointer indicating a scheduling start output line of scheduling target outlines, a request management control module for retaining transmission request data about a desired output line, a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines, a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets, a switch unit for switching the fixed-length packets outputted from the packet buffer memory unit, and an address management unit for segmenting an address of the packet buffer memory unit into fixed-length blocks for a plurality of packets, and managing the address on a block basis. With this construction, the memory address is managed on the block basis, and a memory capacity can be reduced by giving an intra-block individual address per queue when in writing or reading.







FIG. 3





FIG.4



# ADDRESS MANAGEMENT FIFO

LOGIC QUEUE 1		1	7	5
---------------	--	---	---	---

LOGIC QUEUE 2		2	4	0	6
---------------	--	---	---	---	---

EX) LOGIC QUEUE 1  
 RETAIN THREE-PIECES OF CELL DATA  
 HEAD CELL ADDRESS: 5TH  
 SECOND CELL ADDRESS: 7TH  
 THIRD CELL ADDRESS: 1ST

MEMORY CAPACITY: NUMBER-OF-BUFFERS  
 X  
 NUMBER-OF-LOGIC-QUEUES




FIG.5

FIG.6




FIG. 7





FIG.8



ADDRESS MANAGEMENT FIFO

LOGIC QUEUE 1		1	7	5	
LOGIC QUEUE 2		2	7	0	6

MULTICAST 7 TO QUEUES 1, 2



EX) LOGIC QUEUE 1  
RETAIN THREE-PIECES OF CELL DATA  
HEAD CELL ADDRESS: 5TH  
SECOND CELL ADDRESS: 7TH  
THIRD CELL ADDRESS: 1ST

FIG. 9





FIG.10










FIG.13




FIG.14




FIG.15




FIG. 16




FIG. 17




FIG. 18






FIG.19




FIG.20




FIG.21






FIG.23





FIG.24



```

-- ACQUISITION OF ADDRESS
IF INI_CNT < MAX
    INI_CNT ++
    W_ADR = INT_CNT
    -- ACQUIRED FROM ADDRESS GENERATION COUNTER

ELSE
    W_ADR = EMP_S_PNT
    EMP_S_PNT = LINK(EMP_S_PNT)
    -- ACQUIRED FROM FREE ADDRESS FIFO
ENDIF

-- UPDATING OF POINTER LINK
INI_CNT: INITIAL ADDRESS GENERATION COUNTER
MAX: BUFFER LENGTH IN USE
W_ADR: WRITE ADDRESS
EMP_S_PNT: FREE ADDRESS FIFO START POINTER
LINK(x): ADDRESS LINKED TO ADDRESS x
CNT_L(x): INDIVIDUAL BUFFER QUEUE LENGTH OF BUFFER x
CNT_M(x): MULTICAST BUFFER QUEUE LENGTH OF QoS CLASS x
CNT_S(x): COMMON BUFFER QUEUE LENGTH OF QoS CLASS x
S_PNT(x): START POINTER OF BUFFER x
E_PNT(x): END POINTER OF BUFFER x
BUF_A(x): BUFFER ADDRESS OF ADDRESS x
CELL(x): VALUE OF HEADER x OF INPUT CELL
BMAP(x): ROUTING BIT (BITMAP) OF ADDRESS x
BITMAP(x): CONVERT CODE x INTO BITMAP

--
IF CNT_L(BUF) = 0
    S_PNT(BUF) = W_ADR
    E_PNT(BUF) = W_ADR
    -- PROCESSING WHEN CELL BUFFER IS FREE

ELSE
    LINK(E_PNT(BUF)) = W_ADR
    E_PNT(BUF) = W_ADR
    -- PROCESSING WHEN CELL BUFFER IS NOT FREE
ENDIF

-- UPDATING OF COUNTER
CNT_L(BUF) ++
CNT_S(QoS) ++

-- UPDATING OF BUFFER ADDRESS
BUF_A(W_ADR) <= W_ADR

-- UPDATING OF BITMAP
IF CELL(M) = 0
    -- CASE OF UNICAST CELL
    BMAP(W_ADR) <= BITMAP(CELL(UC-TAG))
ELSE
    -- CASE OF MULTICAST CELL
    BMAP(W_ADR) <= CELL(MC-TAG)
ENDIF

```

FIG.25

FIG.26






FIG.27




FIG.28

```

-- ACQUISITION OF ADDRESS
IF MC_TOP E = 0      -- CASE OF MULTICAST FIRST CELL
-- UPDATING OF MC RELATED REGISTER
MC_TOP = S_PNT(MC_00S)
MC_TOP E = 1
MC_ADD = MC_TOP
MC_BMAP = BMAP(MC_TOP)

-- UPDATING OF POINTER
S_PNT(MC_00S) = LINK(MC_TOP)

-- UPDATING OF COUNTER
CNT_M(MC_00S)

ELSE      -- CASE OF MULTICAST SECOND CELL ONWARD
IF INI_CNT < MAX      -- ACQUIRED FROM ADDRESS GENERATION COUNTER
INI_CNT ++
MC_ADD = INT_CNT

ELSE      -- ACQUIRED FROM FREE ADDRESS FIFO
IF ADR_VAL = 1      -- WHEN FREE ADDRESS FIFO IS NOT FREE
MC_ADD = EMP_S_PNT
EMP_S_PNT = LINK(EMP_S_PNT)
ELSE      -- WHEN FREE ADDRESS FIFO IS FREE
STOP MC OPERATION
ENDIF

-- UPDATING OF COUNTER
CNT_S(MC_00S) ++
ENDIF

```

MC\_TOP E: MULTICAST HEAD ADDRESS IS EFFECTIVE  
MC\_TOP: MULTICAST HEAD ADDRESS  
MC\_00S: 0oS NUMBER OF MULTICAST CELL  
MC\_ADD: MULTICAST ADDED ADDRESS  
MC\_BMAP: MULTICAST REMAINING ROUTING BIT (BITMAP)  
BMAP(x): ROUTING BIT (BITMAP) OF ADDRESS x  
S\_PNT(x): START POINTER OF BUFFER x  
E\_PNT(x): END POINTER OF BUFFER x  
EMP\_S\_PNT: FREE ADDRESS FIFO START POINTER  
LINK(x): ADDRESS LINKED TO ADDRESS x  
CNT\_M(x): MULTICAST BUFFER QUEUE LENGTH OF 0oS CLASS x  
CNT\_S(x): COMMON BUFFER QUEUE LENGTH OF 0oS CLASS x  
INI\_CNT: INITIAL ADDRESS GENERATION COUNTER  
MAX: BUFFER LENGTH IN USE  
ADR\_VAL: FREE ADDRESS IS EFFECTIVE

FIG.29

```

-- UPDATING OF POINTER
LINE = TOP(MC_BMAP)
BUF = LINE x 4 + MC_00S
IF CNT_L(BUF) = 0
    S_PNT(BUF) = MC_ADD
    E_PNT(BUF) = MC_ADD
    -- PROCESS WHEN CELL BUFFER IS FREE
ELSE
    LINK(E_PNT(BUF)) = MC_ADD
    E_PNT(BUF) = MC_ADD
END IF

-- UPDATING OF COUNTER
CNT_L(BUF) ++

-- RETAINING OF BUFFER ADDRESS
BUF_A(MC_ADD) = MC_TOP

-- UPDATING OF BITMAP
MC_BMAP := BITMAP(LINE)
IF MC_BMAP = 0
    -- JUDGING OF MULTICAST END
    MC_TOP_E = 0
ENDIF

TOP(x):
    RETURN BIT NUMBER WITH 1 BEING SET FIRST AS
    VIEWED FROM 0 TH BIT IN BIT STRING x
LINE:
    DISTRIBUTION OUTGOING ROUTE NUMBER
BUF:
    DISTRIBUTION BUFFER NUMBER
CNT_L(x):
    INDIVIDUAL BUFFER QUEUE LENGTH OF 00S CLASS x
S_PNT(x):
    START POINTER OF BUFFER x
E_PNT(x):
    END POINTER OF BUFFER x
MC_ADD:
    MULTICAST ADDED ADDRESS
LINK(x):
    ADDRESS LINKED TO ADDRESS x
BUF_A(x):
    BUFFER ADDRESS OF ADDRESS x
MC_TOP:
    MULTICAST HEAD ADDRESS
MC_BMAP:
    MULTICAST REMAINING ROUTING BIT (BITMAP)
BITMAP(x):
    CONVERT CODE x INTO BITMAP
MC_TOP_E:
    MULTICAST HEAD ADDRESS IS EFFECTIVE

```

FIG. 30





FIG.31



# FIG.32




FIG.33

```
-- ACQUISITION OF ADDRESS
BUF = LINE x 4 + 00S
R_ADR = S_PNT(BUF)
BUF_ADR = BUF_A(ADR)

-- ACQUISITION OF BITMAP
BMAP = BMAP(BUF_ADR)

-- JUDGING OF READ-OUT ADDRESS RETURN
IF R_ADR < > BUF_ADR
    LINK(EMP_E_PNT) = R_ADR
    EMP_E_PNT = R_ADR

-- UPDATING OF COUNTER
CNT_S(00S)

ENDIF

-- UPDATING OF POINTER
S_PNT(BUF) = LINK(S_PNT(BUF))

-- UPDATING OF BITMAP
BMAP = BITMAP(LINE)
IF BMAP = 0

-- JUDGING OF END OF READING

-- RETURN OF BUFFER ADDRESS
LINK(EMP_E_PNT) = BUF_ADR
EMP_E_PNT = BUF_ADR

-- UPDATING OF COUNTER
CNT_S(00S)

ENDIF

-- UPDATING OF COUNTER
CNT_L(BUF)
```

R\_ADR: READ-OUT ADDRESS  
S\_PNT(x): START POINTER OF BUFFER x  
BUF: READ-OUT BUFFER NUMBER  
LINE: READ-OUT OUTGOING ROUTE NUMBER  
00S: READ-OUT 00S NUMBER  
BUF\_A(x): BUFFER ADDRESS OF ADDRESS x  
BUF\_ADR: BUFFER ADDRESS CORRESPONDING TO READ-OUT ADDRESS x  
BMAP(x): ROUTING BIT (BITMAP) OF ADDRESS x  
BMAP: ROUTING BIT (BITMAP) CORRESPONDING TO BUFFER ADDRESS  
LINK(x): ADDRESS LINKED TO ADDRESS x  
EMP\_E\_PNT: FREE ADDRESS FIFO END POINTER  
CNT\_S(x): COMMON BUFFER QUEUE LENGTH OF 00S CLASS x  
CNT\_L(x): INDIVIDUAL BUFFER QUEUE LENGTH OF 00S CLASS x  
BITMAP(x): CONVERT CODE x INTO BITMAP

[illegible]



FIG.35




FIG.36




FIG.37




FIG.38




FIG. 39




FIG.40




FIG.41




FIG.42







FIG.43







FIG.45




[illegible]

```

INPUT LINE SPEED
INPUT LINE #0 : 2.4Gbps
INPUT LINE #3 : 4.8Gbps

```

FIG.47




[illegible]

FIG.49









FIG.51



## Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

## Japanese Language Declaration

## 日本語宣言書

下々の氏名を発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PACKET SWITCH

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
(該当する場合) \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一か国を指定している特許協力条約365(a)項に基づき国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

## Prior Foreign Application(s)

外国での先行出願  
11-235596

(Number)  
(番号)

Japan

(Country)  
(国名)

23/08/1999

(Day/Month/Year Filed)  
(出願年月日)

## Priority Not Claimed

優先権主張なし

☐

(Number)  
(番号)

(Country)  
(国名)

(Day/Month/Year Filed)  
(出願年月日)

☐

私と、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、下記の米国法典第35編121条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)項に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願を提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、通知規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じているところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Japanese Language Declaration

## (日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の  
手続きを米特許商標局に対して遂行する弁理士または代理人  
として、下記の者を指名いたします。(弁理士、または代理  
人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint  
the following attorney(s) and/or agent(s) to prosecute this  
application and transact all business in the Patent and Trademark  
Office connected therewith (list name and registration number)

書類送付先

Aaron B. KARAS, Reg. No. 18,923; Samson HELFGOTT,  
Reg. No. 23,072 and Leonard COOPER Reg. No.27,625  
Send Correspondence to:  
HELFGOTT & KARAS, P.C.  
Empire State Building, 60th Floor  
New York, New York 10118  
United States of America

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Helgott & Karas, P.C.  
(212) 643-5000

第一または第一発明者名

Full name of sole or first inventor  
Hiroshi TOMONAGA

発明者の署名

日付

Inventor's signature

Date

*Hiroshi Tomonaga* August 10, 2000

住所

Residence

Kawasaki-shi, Japan

国籍

Citizenship

Japanese

私書箱

Post Office Address

c/o FUJITSU LIMITED, 1-1,  
Kamikodanaka 4-chome, Nakahara-ku,  
Kawasaki-shi, Kanagawa, 211-8588 Japan

第二共同発明者

Full name of second joint inventor, if any  
Naoki MATUOKA

第二共同発明者

日付

Second inventor's signature

Date

*Naoki Matuoka* August 10, 2000

住所

Residence

Kawasaki-shi, Japan

国籍

Citizenship

Japanese

私書箱

Post Office Address

c/o FUJITSU LIMITED, 1-1,  
Kamikodanaka 4-chome, Nakahara-ku,  
Kawasaki-shi, Kanagawa, 211-8588 Japan

(第三以降の共同発明者についても同様に記載し、署名をす  
ること)

(Supply similar information and signature for third and subsequent  
joint inventors.)

第三共同発明者	Full name of third joint inventor, if any	Kenichi KAWARAI
第三共同発明者	Third inventor's signature	Kenichi KAWARAI
日付	Date	August 10, 2000
住 所	Residence	Kawasaki-shi, Japan
国 籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan
第四共同発明者	Full name of fourth joint inventor, if any	Tsuguo KATO
第四共同発明者	Fourth inventor's signature	Tsuguo Kato
日付	Date	August 10, 2000
住 所	Residence	Kawasaki-shi, Japan
国 籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan

第五共同発明者	Full name of fifth joint inventor, if any	
第五共同発明者	Fifth inventor's signature	
日付	Date	
住 所	Residence	
国 籍	Citizenship	
私書箱	Post Office Address	
第六共同発明者	Full name of sixth joint inventor, if any	
第六共同発明者	Sixth inventor's signature	
日付	Date	
住 所	Residence	
国 籍	Citizenship	
私書箱	Post Office Address	

(第七以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for seventh and subsequent joint inventors.)

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: **Hiroshi TOMONAGA et al.**

Filed : **Concurrently herewith**

For : **PACKET SWITCH**

Serial No. : **Concurrently herewith**

August 22, 2000


Assistant Commissioner of Patents  
Washington, D.C. 20231

SUB-POWER OF ATTORNEY

S I R:

I, Samson Helfgott, Reg. No. 23,072 attorney of record  
herein, do hereby grant a sub-power of attorney to Linda S.  
Chan, Reg. No. 42,400, Jacqueline M. Steady, Reg. No., 44,354  
and Harris A. Wolin, Reg. No. 39,432 to act and sign in my  
behalf in the above-referenced application.

Respectfully submitted,

  
\_\_\_\_\_  
Samson Helfgott  
Reg.No 23,072

HELFGOTT & KARAS, P.C.  
60th FLOOR  
EMPIRE STATE BUILDING  
NEW YORK, NY 10118  
DOCKET NO.:FUJY17.696  
LHH:power

Filed Via Express Mail

Rec. No.: EL522338187US

On: August 22, 2000

By: Lydia Gonzalez

Any fee due as a result of this paper,  
not covered by an enclosed check may  
be charged on Deposit Acct. No. 08-  
1634.